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Ultra-Low Power Circuits Using Graphene P-N Junctions and Adiabatic Computing
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Abstract
Recent works have proven the functionality of electrostatically controlled graphene p-n junctions that can serve as basic primitive
for the implementation of a new class of compact graphene-based reconfigurable multiplexer logic gates. Those gates, referred
as RG-MUXes, while having higher expressive power and better performance w.r.t. standard CMOS gates, they also have the
drawback of being intrinsically less power/energy efficient.
In this work we address this problem from a circuit perspective, namely, we revisit RG-MUXes as devices that can operate adiabat-
ically and hence with ultra-low (ideally, almost zero) power consumption. More specifically, we show how to build basic logic gates
and, eventually, more complex logic functions, by appropriately interconnecting graphene-based p-n junctions as to implement the
adiabatic charging principle.
We provide a comparison in terms of power and performance against both adiabatic CMOS and their non-adiabatic graphene-based
counterparts; characterization results collected from SPICE simulations on a set of representative functions show that the proposed
ultra-low power graphene circuits can operate with 1.5 to 4 orders of magnitude less average power w.r.t. adiabatic CMOS and
non-adiabatic graphene counterparts respectively. When it comes to performance, adiabatic graphene shows 1.3 (w.r.t. adiabatic
CMOS) to 4.5 orders of magnitude (w.r.t. non-adiabatic technologies) better power-delay product.
Keywords: Adiabatic Circuits, Graphene p-n junction, Low Power Circuits, Graphene Nanoelectronics
1. Introduction
In the last decade, graphene rapidly emerged as a potential can-
didate to replace silicon in the next generation of electronic cir-
cuits due to its astounding electro-mechanical properties [1].
Graphene is a stretchable and transparent electrical conductor
with carrier mobility and saturation velocity far larger than stan-
dard silicon-based semiconductors. Those features, combined
with the possibility of arranging graphene with other materi-
als to form new composites, represent a perfect match for the
growing market of flexible and wearable mobile applications.
Besides these superlatives, however, graphene also shows an in-
disputable limit, that is, the lack of an energy band gap; conduc-
tion and valence band touch each other at zero-energy, where
the Fermi Energy EF passes, thereby preventing the material to
implement the OFF state. In other words, the ON/OFF current
ratio in graphene is quite below the value reached in silicon, re-
sulting in a weak separation between logic 0’s and 1’s. Needless
to say, this characteristic has been initially used as an argument
to support the inadequacy of graphene in the implementation of
electronic devices. However, recent studies have proven possi-
ble ways to overcome this drawback.
On one hand people have addressed the problem by following a
“semiconductor-like” strategy focusing on possible fabrication
techniques that physically open an energy gap in the material.
Most of them belong to industries that do not want to waste the
huge investments done for silicon and would like to replicate
as much as possible the successful story of silicon semiconduc-
tors with minimal efforts. Graphene Nanoribbons [2] (GNRs)
are the most popular embodiment of this class of approaches.
GNRs consist of narrow stripes of graphene that show an energy
band gap inversely proportional to their width; like standard
semiconductors, GNRs can be used to implement Field Effects
Transistors (GNR-FETs), e.g., those presented in [3] and [4].
Although even very narrow GNRs exhibit energy gaps suffi-
ciently large for use as a semiconductor to implement graphene-
FETs [5], it is quite difficult to fabricate samples of graphene
with perfect edges. Edge roughness alters the level of disorder
in the material and results in significant degradation of device
characteristics and its electrical properties [6].
Another approach exploits the semi-metallic nature of graphene
and tries to accommodate it by means of alternative solutions
that do not require any physical distortion of the lattice struc-
ture. Electrostatic doping [7] is the most representative strategy
belonging to this class. It allows a fine-tuning of the Fermi En-
ergy EF that can be shifted down into the valence band (to ob-
tain p-type graphene) or up into the conduction band (to obtain
n-type graphene) using external electrical filed applied through
metal gates. Face-to-face regions with opposite doping profiles
form an equivalent p-n junction [8], the key component behind
any electronic circuit. It is worth emphasizing that since p-n
junctions are built on a pristine sheet of graphene, they preserve
the main characteristics of the material.
At this preliminary stage it is hard to predict which of these
strategies will prevail in the electronics market, and in how
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much time; we embrace the basic principle that an efficient
use of graphene should inevitably exploit its intrinsic properties
rather than trying to change them. That brought our attention
to the second class of methods, i.e., the implementation of dig-
ital circuits based on electrostatically controlled graphene p-n
junctions.
Graphene p-n junctions can serve as basic switch for a com-
plex logic gate, called RG-MUX (Reconfigurable Gate MUl-
tipleXer) because it implements the functionality of a multi-
plexer. RG-MUXes use a wide graphene sheet (around 190nm)
due to which the material defects are within the limits [9, 10].
The authors of [11] propose the realization of various logic
gates using RG-MUXes and show that these gates have su-
perior performance and smaller area than traditional CMOS-
based ones. RG-MUXes have been characterized for timing
and power [12, 13], and various synthesis and design styles that
exploit graphene p-n junction [14] and MUX-based [15] have
also been investigated [16, 17, 18]. In spite of its great advan-
tage in terms of speed and area, however, RG-MUXes have the
drawback of being less energy-efficient than equivalent CMOS
gates [19]. This is due to a larger gate capacitance, a conse-
quence of the larger gate area. Energy benefits can be obtained
only indirectly thanks to the smaller size of such devices, which
allow shorter interconnects [19].
In this work, we revisit RG-MUXes with the objective of mak-
ing them also energy-efficient, while preserving the highly de-
sirable characteristics of graphene. We do this by recogniz-
ing that RG-MUXes, for both structural and functional reasons,
naturally lend themselves to implement logic elements that can
operate adiabatically. Adiabatic logic [20], aims at mimicking
an adiabatic, i.e., without energy exchange, computation pro-
cess in digital logic. The basic idea of reducing energy dissipa-
tion during the switching process relies on the use of a variable
(ramp) power supply to recycle a portion of the energy from
the load capacitance. Although regarded as a mostly theoret-
ical and somehow exotic computational style, research on the
topic has been constantly active over the years, providing sev-
eral demonstrations of working implementations [21, 22, 23].
The basic building block of any adiabatic circuit is the adiabatic
amplifier, a buffer that uses adiabatic charging to drive a capac-
itive load. In its traditional embodiment, the adiabatic amplifier
is implemented using transmission gates (TGs) [20].
Extending a previous work [24], this paper provides three main
new contributions: (i) we show that an RG-MUX, by properly
assigning voltage values at its terminals, can naturally operate
as an adiabatic amplifier, and that each of its two p-n junctions
can be regarded as TGs; (ii) we also characterize the figures
of merit of these gates and compare them against both adia-
batic and non-adiabatic CMOS implementations; (iii) we show
how to build fast and extremely low-power adiabatic logic gates
based on graphene p-n junctions. Simulation results obtained
from SPICE simulations using a dedicated Verilog-A model for
the p-n junction, show that the proposed adiabatic gates are
1.5X more power efficient than equivalent adiabatic CMOS-
based implementations, still showing more than one order of
magnitude better power-delay product. We also demonstrate
that such devices are able to operate with about 4X less power
and about 4.5X improvement in power-delay product with re-
spect to non-adiabatic counterparts.
2. Background
2.1. Graphene physics
Theorized since 1947 [25], but isolated for the first time only
sixty years later [26, 27, 28], graphene is the most surprising
allotrope of carbon. It consists of a one-atom-thick sheet of
graphite where all the carbon atoms form covalent bonds in a
single plane. The resulting two-dimensional (2D) structure is
made up of atoms packed in a hexagonal crystal lattice with a
carbon-carbon bond length aC−C of 1.42Å. This gives graphene
special electrical properties [29] that are a direct expression of
its unique energy band structure.
(a) (b)
Figure 1: Graphene energy band structure (a) and the linear energy dispersion
around the Fermi Energy(b). Image credits to [29].
As for any solid material, it is possible to derive an analyti-
cal expression of the electron dispersion by solving the time-
independent Schro¨dinger’s equation through the periodic po-
tential of the lattice [30, 31]. An exact solution is computation-
ally challenging, but reasonable and accurate approximations
are possible. We refer here to the solution proposed by [32],
in which the equation describing the energy dispersion E of
graphene is given in (1) and plotted in Figure 1-a. Interested
readers can refer to [32, 33] for a formal derivation, which is
out of the scope of this work.
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The positive and negative energy branches are the conduction
bands (E+) and valence bands (E−), respectively; the vector k =
{kx, ky} represents the 2D wavevector; γ is a fitting parameter
whose value can range from 2.7eV to 3.3eV; a =
√
3aC−C is the
side length of the parallelogram representing the primitive cell
in the Bravis lattice [32].
From the plot, we notice that the conduction and valence curves
touch each other near the edges of the Brillouin Zone, i.e., at
2
zero energy, where the Fermi energy EF passes (Figure 1-b).
This gapless spectrum provides graphene with semi-metallic
properties, different from metals (where EF is in the conduction
band) and semiconductors (where EF falls in the bandgap). As
a consequence, graphehene can only implement a weak “OFF”
state. Recent works have shown, however, the possibility to
implement equivalent p-n junctions by means of electrostatic
doping. Those p-n junctions can be thereby used to implement
logic gates.
2.2. Graphene p-n junction
Figure 2 shows the basic structure of a graphene p-n junction
that uses electrostatic doping. Such device is composed of four
layers, namely: (i) the bottom layer, that includes two split gates
(referred as back gates in the figure) made of conductive mate-
rial separated by a distance D; (ii) an insulating layer of oxide,
which is placed on top of the split gates; (iii) a wide graphene
sheet; and, (iv) two electrodes (front metal contacts in the fig-
ure) placed on top of the graphene sheet, which serve to supply
a reference current to the device.
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Figure 2: Graphene p-n Junction.
The application of a negative voltage on a back-gate shifts EF
towards the valence band resulting in p-type graphene in the
above region. On the other hand, a positive voltage shifts EF
towards the conduction band leading to n-type graphene [34].
In this way, by applying asymmetric voltages to the two back
gates a p-n junction is formed [35]. The front metal contacts
represent the conceptual source (left) and the probe (right) that
are emitting and receiving carriers.
As demonstrated in [36], carriers injected in the p-region
through the left front contact cross the potential barrier at the p-
n junction with a transmission probability T (θ) which depends
on two parameters: the angle θ between the electron’s wave
vector ¯k and the normal of the junction, and the width D of the
p-n transition region. The analytical expression of T (θ) is:
T (θ) = cos2(θ)e−pikD sin2 θ (2)
The transmission probability T (θ) is thus 1 for carriers that
travel orthogonally with respect to the junction (θ = 0), re-
gardless of D, and decreases exponentially for larger values of
θ, e.g., T (θ) = 0 for θ = pi/2. Notice that when a symmetric
control voltage is simultaneously applied at two adjacent back-
gates ((+V,+V) or (−V,−V)), the graphene layer is entirely of
p- or n-type, respectively; the device is thus transparent to the
charge flow.
2.3. Electrical model of graphene p-n junction
Fig. 3 shows a schematic of the electrical model implemented
borrowing the works of [11, 19]. Terminals A and Z denote
the left and right front contacts respectively, whereas S and U
denote the back gate potentials on the two gates. The resis-
tor RAZ represents the resistive equivalent of a graphene p-n
junction between input A and output Z. Its value ranges from
RON = 300Ω, under p-p or n-n configurations, to ROFF = 107Ω,
under p-n or n-p configurations. The analytical expression for
the junction resistance is expressed as:
RAZ =
Ro
NchT (θ) (3)
In (3), the transmission probability of the carriers across the
junction is given by (2), R0 = h4q2 is the quantum resistance per
propagation mode, and Nch is the number of excited propaga-
tion modes [37]. The electrical model also includes parasitics
of the metal contacts. The resistors Rc at the front pins A and
Z model the resistance of the metal-to-graphene contacts [38].
The lumped capacitance Cg at the back-gates, i.e., Cgs at S and
Cgu at U, consists of the series of the oxide capacitance Cox
and the quantum capacitance of the graphene sheet Cq, namely
Cg = 1/(C−1ox +C−1q ). CgU and CgS denote the gate capacitances
at the back gates S and U respectively. This electrical model
was implemented in Verilog-A and included in our SPICE sim-
ulations.
Figure 3: Electrical model of graphene p-n junction.
Fig 4 shows the variation of the junction resistance obtained
through SPICE simulations; there are two curves: one with
the potential of back-gate U fixed at either a positive potential
(+Vdd/2, cross mark) and at a negative potential (−Vdd/2, plus
mark). Let us consider the curve with the potential of U fixed
at +Vdd/2 and let us vary the potential of the other back-gate
S from −Vdd/2 to +Vdd/2. As it can be seen, at −Vdd/2, the
junction resistance is very large, and as it approaches +Vdd/2
the resistance settles at few hundred Ωs. In practice when the
two back-gates have the same polarity the junction resistance is
small.
3
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Figure 4: Junction resistance variation with the back gate potential
2.4. RG-MUX: structure and functionality
By using the transmission properties of the p-n junction previ-
ously described, it is possible to connect two junctions together
as to implement a voltage controlled selector, which is called
RG-MUX (Re-configurable Graphene MUX). Figure 5 shows
the 3D (a), bottom (b) and top (c) views of the RG-MUX as
introduced in [11]. It consists of two back-to-back p-n junc-
tions: j1 (left), controlled by back-gate pair S- ¯U, and j2 (right)
controlled by back-gate pair S-U.
The back-gates ¯U and U are driven with fixed and opposite
voltages, i.e., ¯U = −Vdd/2 and U = +Vdd/2. This forces the
graphene sheet to be p-type on the left side and n-type on the
right side 1. The shared back-gate S in the center serves as logic
input.
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Figure 5: RG-MUX Structure.
Figure 6 shows a conceptual model of the RG-MUX depending
on the voltage assignments at its back-gate inputs.
When S=“0”, the central graphene becomes p-type. This forms
a p-p “junction” on the left, i.e., a zero barrier potential, and a
p-n junction on the right, i.e., a barrier potential through which
carriers are transmitted with a transmission probability T (θ). It
is worth noticing that θ is physically imposed at 45o by con-
struction (back-view in Figure 5). The resulting p-p-n doping
1In this implementation, +Vdd/2 and −Vdd/2 correspond to logic “1” and
logic “0” respectively
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Figure 6: Operations of the RG-MUX: The Two Possible Scenarios Depending
on the Voltage at the Back-Gates (a) and (b), and a Conceptual Model (c).
profile of the graphene sheet creates a low-resistive path Rpp
between the front contacts A-Z and a high-resistive Rpn path
between the front contacts B-Z (Figure 6-a). This forces the
output Z to follow the input signal associated with the lowest
resistance, i.e., Z = A.
Similarly, when S =“1” the central graphene region is n-doped,
leading to a p-n-n doping profile of the graphene layer. There-
fore a low-resistive path between the contacts B-Z makes the
output to follow B, i.e., Z = B (Figure 6-b).
From the above analysis, the RG-MUX can be seen as a 3-input,
1-output device, where A and B are the data input, S the control
input, and Z the output. Depending on the polarity of S the re-
sistances on the two input-to-output paths are properly set (refer
to Figure 6-c). From a functional point of view, the RG-MUX
implements a multiplexer, where S is the selection input, i.e.,
Z = S · B + S · A.
3. Adiabatic Computing
The development of adiabatic logic in CMOS technology has
been widely investigated in the past decades [39]. However,
several of the proposed techniques show some critical down-
sides, mainly regarding: (i) increase in logic design complexity;
(ii) the need of multiple supplies for proper interfacing between
stages; and (iii) a self-charging effect at the output nodes, which
is due to leakage currents. In the proposed graphene-based im-
plementation the first two concerns are removed by construc-
tion, whereas only the third issue remains open. In this section,
we employ a single-supply adiabatic strategy that allows the re-
alization of compact logic circuits operating at low power.
3.1. Adiabatic switching
Consider the application of a step voltage source (from 0 to
VDD) to an RC circuit (Figure 7-a). The total energy supplied
by the voltage source is given by Esupplied = Q · VDD = CV2DD.
The energy stored in a capacitor when the output has reached
the final value is given by EC = 12CV
2
DD, i.e., only half of the
supplied energy. The other half is dissipated across the resistor
in the form of heat (ER). This scenario represents the traditional
“computation” model, in which energy waste is maximum.
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Figure 7: Traditional (a) and Adiabatic (b) Charging.
In contrast, adiabatic logic uses a slow-rising ramp supply sig-
nal with transition time Tr to change from 0 to VDD (Figure 7-b).
Assuming that Tr is such that the capacitor is able to charge in-
stantaneously to the input supply voltage, the current is given
by:
i(t) = C dv(t)dt =
CVDD
Tr
(4)
The energy dissipated across the resistor is obtained by inte-
grating the power across the resistor over time Tr:
E =
∫ T
0
vR(t)i(t)dt =
∫ Tr
0
R
C2V2DD
T 2r
dt = RC
Tr
CV2DD (5)
where vR(t) is the voltage drop across the resistor.
The minimum transition time for which the step and ramp
source produce the same energy dissipation can be computed
from (5) and the expression of Esupplied. For Tr > 2RC, adia-
batic circuits are more energy efficient than regular circuits with
step input [40].
3.2. The adiabatic amplifier
The adiabatic amplifier [20] is the basic building block used in
adiabatic circuits; from a functional point of view it is a simple
buffer that uses adiabatic charging to drive a capacitive load. In
traditional CMOS implementations, the typical realization uses
transmission gates (TGs) as shown in Figure 8. The choice of
TGs is because of their fully-restoring feature, i.e., the NMOS
transistor is used to pass logic “0” whereas the PMOS is used to
pass logic “1”, so the output is always strongly driven and the
levels are never degraded.
The basic operations of the adiabatic amplifier is quite intuitive.
Depending on the values of X and X, one of the output capaci-
tances will be adiabatically (through VA) charged. Clearly, the
two sides are mutually exclusive and only one side drives the
supply voltage to the output 2.
The circuit uses dual-rail encoding for both inputs (because
driving the TGs require the double polarity of X) and outputs; in
the latter case this is required for interconnecting the amplifier
to other adiabatic circuit elements. Operations occur in three
phases, corresponding to the three “regions” of the ramp input.
The input is first set to a stable value; then the “charge” phase
starts, in which the supply VA is ramped and the load capacitor
is adiabatically charged. In the second “evaluate” phase, when
2The original implementation of the adiabatic amplifier includes two NMOS
clamp at the two outputs driven by X and X, which are not shown here.
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Figure 8: Adiabatic Amplifier Implemented using TGs
VA has reached the final value, output voltages are stable and
can be used by next logic stages. In the third “recovery” phase,
the load capacitor discharges back into VA as it ramps down to
0V.
4. Adiabatic through RG-MUXes
4.1. RG-MUX as an adiabatic amplifier
If we compare the RG-MUX of Figure 5 and its model in Figure
6 with the adiabatic amplifier of Figure 8 we can immediately
spot many similarities. Both devices operate as selectors with
variable resistance from inputs to outputs: in the RG-MUX,
signal S determines the low- and high-resistance paths, whereas
in the adiabatic amplifier it is represented by the signal X. There
is, however, a significant difference between the two devices,
namely the flow of “computation”, which occurs in opposite
directions. In the RG-MUX the central node (Z) is an output,
whereas in the adiabatic amplifier the central node is connected
to the ramped supply voltage. The opposite occurs for the two
side nodes (A and B) which are inputs in the RG-MUX and
outputs in the adiabatic amplifier.
Figure 9 shows the input and output signals assignment of an
RG-MUX so that it can be used to implement the operations of
an adiabatic amplifier.

	
 

Figure 9: Adiabatic Amplifier using the RG-MUX.
Specifically, we notice how signal Z (an output in a RG-MUX)
is now connected to the variable supply voltage Va, whereas
pins A and B are now the dual-rail encoded values of the output.
The role of the back-gate input S (together with the specific
encoding of U and U, which are normally fixed) is similar to
the role of X and X signals in the amplifier: S = “0” (“1”) is
equivalent to X = 0 (X = 1), that is, output F (F) is charged by
Va.
4.2. Implementing adiabatic logic gates
The adiabatic amplifier is the simplest of many possible adia-
batic logic gates and functionally corresponds to a buffer. In or-
der to implement complex logic functions, we adopt the archi-
tectural template of a generic logic function of [20], in which a
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Figure 10: General Architecture of an Adiabatic Logic Function (a) and a
AND/NAND gate (b).
parallel of the structure of classical CMOS gates is maintained.
In practice, the complementary pull-up and pull-down networks
of CMOS are replaced by two equivalent networks of TGs. The
new pull-up network is used to charge the output F, whereas the
pull-down one will charge the complemented output F (Figure
10-a). Figure 10-b shows an example of a logic gate which re-
alizes an AND/NAND function.
The implementation of arbitrarily complex logic functions re-
quires the availability of the graphene counterpart of a TG.
Since the RG-MUX is essentially a side-by-side combination
of two junctions (in the p-n/n-n or p-p/p-n pattern), we can use
a single graphene p-n junction (“half” RG-MUX) to implement
a TG. Figure 11 illustrates the basic concept of this equivalence.
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Figure 11: P-N Junction based TG Realization
The symbol on the top right corner of the figure denotes the
schematic of an RG-MUX used as an adiabatic amplifier (as in
Figure 9), and mimics the structure of the diagonally-cut back-
gates. Values “0” and “1” represent the encoding of U and U.
We conceptually “cut” this device (and its corresponding sym-
bol) into two one-sided graphene p-n junctions, denoted by the
double-wedged symbols in the bottom left corner. The hori-
zontal pins represent the I/O signals, whereas the bottom pin
represent the back-gate signal equivalent to pin S of the RG-
MUX. For ease of readability we do not explicitly represent the
U/U pins, which are assumed to be fixed at “0” and “1” re-
spectively. The symbol on the left (dark red back-gate) denotes
U =“0”,i.e., −Vdd/2, and is therefore equivalent of the TG with
signal transmitted when X = 0; the symbol on the right (light
green back-gate) denotes U =“1”,i.e., Vdd/2, and corresponds
to the TG transmitting signal with X = 1. In other words, by
splitting the RG-MUX, one can obtain two TGs with positive
and negative polarity, with no need of complementing the input
signal X.
Using the general architecture of Figure 10, the basic logic
gates (INV/BUF, AND/NAND and OR/NOR) based on these
TGs can be implemented as shown in Figure 12. Va denotes the
ramped-supply voltage that enables adiabatic operations. Two
p-n junctions are needed to realize an INV/BUF, whereas four
junctions are needed for AND/NAND and OR/NOR.
For the sake of clarity, we depict in Figure 13 the signal wave-
forms of a 2-input AND (left plot) and of a 2-input OR (right
plot). Signal V(a) represents the power supply, V(X) and V(Y)
represent the two input signals, and signals V(F) and V(Fbar)
represent the true and complemented outputs of the circuits. Let
us consider the plot on the left. When the two input signals are
both at logic 1, i.e., the AND operator evaluates to 1, the supply
signal V(a) is propagated to the output; whereas, in the other
three cases, namely when the AND operator evaluates to logic
0, V(a) is not allowed to propagate. In other words, a graphene
p-n junction based circuit propagates the supply signal to the
output node if, and only if, the logic function evalues to logic 1.
This is an example of the intrisic pass-through chacacteristics
of graphene p-n junctions. As the plot suggests, an important
aspect to be considered is the leakage-induced charging of the
output nodes, referred as the Self-Charging effect. Consider the
situation in which the input X/X is kept constant for several
cycles. The Io f f current drained from Va charges the output
capacitance. The effect is plotted in Figure 13, where F (plot
v(Fbar) in the picture) slowly charges to intermediate voltage
levels. After some cycles, this will cause a bit-flip at the output
node. A quantitative analysis of the output voltage refresh rate
is presented in the Section 5.
5. Simulation results
5.1. Power dissipation across RC-circuits
The first experiment compares the energy benefits obtained by
adiabatic operations on graphene-based devices against those
achieved with CMOS. More precisely, we measured the power
dissipation for the RC circuit shown in Figure 7 for both tech-
nologies. The CMOS configuration consists of a TG designed
using minimum size PMOS and NMOS available in a 40nm
technology library provided by STMicroelectronics, driving a
capacitance corresponding to the input pin/gate capacitance of
a minimum sized inverter, i.e., 0.6 f F. The equivalent resistance
is 2.56kΩ, obtained by the parallel of the resistances of the p-
and n- networks in the linear region of operation.The graphene
configuration consists of a graphene p-n junction driving a ca-
pacitance equal to the back-gate capacitance of an RG-MUX,
i.e., 0.62 f F. The resistance is that of the junction (including
6
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Figure 13: Operation of the Adiabatic AND/NAND & OR/NOR
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Figure 12: Adiabatic Logic Gates: INV/BUF (a), AND/NAND (b), OR/NOR
(c).
the contact resistance), i.e., 1.38kΩ. In both cases, power dis-
sipation after application of the ramp input signal is estimated
through the power command available in HSPICE over a signal
transition at the output node. Experimental results are plotted
in Fig 14.
We notice that for very small values of Tr (< 10 ps) the equiva-
lent CMOS network is more energy-efficient than the graphene
one. However, such small values of Tr actually correspond to
non-adiabatic operations. As a matter of fact, even the steep-
est transition in a conventional non-adiabatic circuit takes a few
picoseconds of rise/fall time. Such superiority corresponds to
the intrinsic energy efficiency of CMOS over graphene-based
devices mentioned in Section 1. For Tr > 10ps, graphene
and CMOS initially exhibit similar power consumption, before
graphene starts consuming less power. Notice that, although the
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Figure 14: Power Dissipation of Adiabatic RC Circuit vs. Tr: CMOS vs.
Graphene-Based.
truly adiabatic region for graphene starts at Tr = 2·R·C ≈ 1.7ps,
power consumption is already lower for smaller Tr values. On
average, there are about two orders of magnitude consistently
over the entire range of Tr values greater than 10ps.
Please note that we reported a large range of Tr values although
some of the larger values in the µs range are clearly impractical
but for some specific low-throughput applications.
5.2. Power characterization of the adiabatic amplifier
We characterized the power consumption of the adiabatic am-
plifier using HSPICE, by assessing in particular the breakdown
of power between ON and OFF states in the two junctions. Fig-
ure 15 shows these two components as a function of Tr. The
plot reports the average power Pon and Po f f of the two p-n junc-
tions of the amplifier. Subscripts “on” and “off’ denote the fact
that the two junctions have complementary states.
The figure clearly shows that both components of power dis-
sipation decreases as Tr increases, yet with different scales.
While total power (sum of Pon and Po f f ) exhibits about seven
orders of magnitude power reduction over the range of Tr values
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Transition time (ps)
Figure 15: On vs. Off Power in Adiabatic Amplifier.
reported, for smaller Tr, power is determined by active power
Pon, whereas around Tr = 100ps the two components have
similar weight, and for larger Tr values the off current (junc-
tion leakage) becomes dominant. Experiments were replicated
for different device width (W), i.e., the size of the p-n junction
along the ky axis depicted in Figure 2. In particular, we char-
acterized devices assuming W = 189nm and W = 100nm. As
can be seen from the plot, for lower values of Tr, increasing the
device width results in increased off-state power. Also, increas-
ing device width decreases the junction resistance, as per (3),
and increases the average current across the branch. However,
for large values of Tr, the signal at ¯F charges towards logic “1”
irrespective of the junction resistance making constant off-state
current. Similarly, at low Tr the power in the on-state increases
with device width due to the increase of the average current
across the junction and remains constant for larger values of Tr.
5.3. Relation with operating frequency
An important concern to be considered is the relation of Tr with
the operating frequency of the circuit. Assuming a 50% duty
cycle for the variable power supply. The load capacitor has to
completely charge to its final value in the given duty cycle and
remain in that state for a significant time. Therefore, although
power savings are maximum for large Tr’s, there exists an op-
timal Tr for each frequency, calculated as the value that allows
the capacitor to charge to its final value in the middle of the duty
cycle. As an intuitive rule of thumb, higher frequencies imply
smaller Tr values. Calculation of such optimal value yields the
following expression of Tr (in seconds) vs. frequency (in Hz):
Tr,opt( f ) = 12· f .
5.4. Leakage currents and self-charging effect
To avoid the self-charging effect (see Section 4), adiabatic cir-
cuits must periodically refresh the output voltages. Since Io f f
increases for increasing Tr, the lower the operating frequency
the faster the charging of the capacitor and thus the more fre-
quent the need of refreshing the voltage. The actual refresh
frequency depends on what level of the output voltage should
be considered as critical, e.g., some percentage of Vdd.
The time taken to reach that level, expressed in cycles at the de-
sired frequency, will determine the feasibility of the operations.
Since we can refresh at most once per cycle, this time should be
Table 1: Refresh Time in Cycles.
% of Vdd
f [MHz] 10% 20% 30% 40% 50%
1000 1.30 2.55 4.65 9.54 ∞
500 0.52 1.42 2.48 4.54 ∞
100 0.24 0.36 0.45 0.54 1.52
10 0.09 0.15 0.21 0.26 0.32
1 0.06 0.11 0.17 0.22 0.28
greater than 1 cycle. Tab 1 reports the results of an exploration
of feasibility by spanning different frequency values (1 ÷ 1000
MHz), and different voltage thresholds (up to 50% of Vdd in
steps of 10%). Entries in bold are the feasible ones. We can ob-
serve that very low frequencies are not feasible even for large
voltage degradation at the output, whereas frequencies in the
order of a few hundred of MHz are mostly feasible. Using the
relation between Tr and f of Section 5.3, this corresponds to
Tr’s in the order of 1ns, in the region in which there is an adia-
batic benefit over CMOS (please refer to Figure 14).
5.5. Characterization of simple logic functions
We realized 46 simple logic functions using the adiabatic ap-
proach presented in this paper and a classical standard cell ap-
proach which is non-adiabatic. The characterization was done
for a range of transition time starting from 1ps to 1ns. We com-
pare the characterization results of graphene technology with
that of conventional CMOS technology. Adopted logic func-
tions are summarized in Table 2. We limited our experiments
to functions having no more than six devices in series. We then
compared the following four implementations:
Adiabatic graphene: logic functions are realized according to
the methodology described in this paper, i.e., each p-n junction
acting as a transmission gate. A ramp signal is fed to the com-
mon intersection point of the dual logic design style.
Adiabatic CMOS: logic functions are implemented using
MOSFET based transmission gates, i.e., parallel connection of
NMOS/PMOS. Also in this case a ramp signal is used to exploit
the adiabatic charging principle.
Non-adiabatic graphene: logic functions are first synthesized
using the ABC synthesis tool using a subset of all possible
gates, namely INV, BUF, AND, OR. Then, each gate is replaced
with the corresponding RG-MUX appropriately configured.
Non-adiabatic CMOS: logic functions are created using stan-
dard complementary MOS architectures, namely, by means of
pull-up/down networks connected to Vdd/GND; the pull-up
network is implemented using PMOS whereas the pull-down
network is realized using NMOS with proper size.
The simulations for estimating power/performance was carried
out using Synopsys HSPICE. For graphene technology we use
the electrical model presented in Section 2.3 written in Verilog-
A, whereas for CMOS technology we use the models from the
ST-Microelectronics at 40nm technology node. The load ca-
pacitance was fixed at 0.6 f F, which is the minimum gate ca-
pacitance in both technologies.
5.5.1. Power characterization
Power dissipation results for the logic functions in Table 2 is
plotted in Figure 16. We report the average power dissipation
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Table 2: Some Boolean functions with no more than six series P-N junctions.
Function Function
F00 a¯ F23 a + (b ⊙ d) · c
F01 a ⊙ b F24 (a ⊙ d) + (b ⊙ d) · c
F02 a + b F25 a + (b ⊙ d) · (c ⊙ d)
F03 a · b F26 (a ⊙ d) + ((b ⊙ d) · (c ⊙ d))
F04 (a ⊙ b) + c F27 (a ⊙ d) · b · c
F05 (a ⊙ b) · c F28 (a ⊙ d) · (b ⊙ d) · c
F06 (a ⊙ b) + (a ⊙ c) F29 (a ⊙ d) · (b ⊙ d) · (c ⊙ d)
F07 (a ⊙ b) · (a ⊙ c) F30 (a ⊙ d) + (b ⊙ e) + c
F08 (a ⊙ b) + (c ⊙ d) F31 (a ⊙ d) + (b ⊙ d) + (c ⊙ e)
F09 (a ⊙ b) · (c ⊙ d) F32 ((a ⊙ d) + (b ⊙ e)) · c
F10 a + b + c F33 ((a ⊙ d) + b) · (c ⊙ e)
F11 (a + b) · c F34 ((a ⊙ d) + (b ⊙ d)) · (c ⊙ e)
F12 a + (b · c) F35 ((a ⊙ d) + (b ⊙ e)) · (c ⊙ d)
F13 a · b · c F36 (a ⊙ d) + ((b ⊙ e) · c)
F14 (a ⊙ d) + b + c F37 a + ((b ⊙ d) · (c ⊙ e))
F15 (a ⊙ d) + (b ⊙ d) + c F38 (a ⊙ d) + ((b ⊙ e) · (c ⊙ e))
F16 (a ⊙ d) + (b ⊙ d) + (c ⊙ d) F39 (a ⊙ d) + ((b ⊙ e) · (c ⊙ d))
F17 ((a ⊙ d) + b) · c F40 (a ⊙ d) · (b ⊙ e) · c
F18 ((a ⊙ d) + (b ⊙ d)) · c F41 (a ⊙ d) · (b ⊙ d) · (c ⊙ e)
F19 ((a ⊙ d) + b) · (c ⊙ d) F42 (a ⊙ d) + (b ⊙ e) + (c ⊙ f )
F20 ((a ⊙ d) + (b ⊙ d)) · (c ⊙ d) F43 ((a ⊙ d) + (b ⊙ e)) · (c ⊙ f )
F21 (a + b) · (c ⊙ d) F44 (a ⊙ d) + ((b ⊙ e) · (c ⊙ f ))
F22 (a ⊙ d) + (b · c) F45 (a ⊙ d) · (b ⊙ e) · (c ⊙ f )
over the 46 logic functions versus the input signal transition
time. First key observation is that, irrespective of the technol-
ogy, non-adiabatic implementations exhibit higher power dis-
sipation compared to adiabatic ones. However, non-adiabatic
graphene technology has the least power dissipation due to the
smaller junction resistance compared to that of a MOSFET.
For the adiabatic implementations, graphene technology has
smaller power dissipation over CMOS technology over the en-
tire range of Tr, with a maximum gain of about 1.5 orders of
magnitude at Tr = 1ns.
Transition time (ps)
Figure 16: Average Power of logic functions in Table 2.
5.5.2. Power-delay product characterization
Figure 17 depicts the power delay product (PDP) of adiabatic
and non-adiabatic implementations in graphene and CMOS
technologies. The PDP plotted is averaged over the 46 logic
functions for a given transition time. The objective of this plot
is to show that power savings in adiabatic implementations do
not come at the expense of performance loss. As can be seen
from the plot, the PDP of graphene-based adiabatic implemen-
tations is more than an order of magnitude smaller than that
of adiabatic CMOS. However, in the non-adiabatic approach it
is the CMOS technology that has better PDP than a graphene-
based implementation.
Transition time (ps)
Adiabatic Graphene
Adiabatic CMOS
Non-Adiabatic Graphene
Non-Adiabatic CMOS
Adiabatic Graphene
Adiabatic CMOS
Non-Adiabatic Graphene
Non-Adiabatic CMOS
Figure 17: Average Power Delay Product (PDP) of logic functions in Table 2.
5.6. A CAD tool for adiabatic graphene circuits
The logic functions described in the previous section were built
manually. In order to allow an automated synthesis usable for
realistically-sized designs, we implemented a CAD tool that
maps a generic Boolean function onto a graphene-based p-n
junction technology. We adopted Binary Decision Diagrams
(BDDs) [41, 42] as a common data structure to represent the
functions of the circuits. A generic node of a BDD (Figure
18-a) has two in-going edges fx and f ′x , representing the posi-
tive and negative co-factors of the function, respectively. They
propagate the input ramp-signals generated by the two terminal
nodes 0 and 1 to the out-going edge, labeled f . Such evalua-
tion is based on the value assumed by a generic primary input x
associated to the decision node.
Figure 18: Decision node in BDD. (a) Logic structure, (b) PN-BDD realization,
and (c) TG-BDD realization.
For a fair comparison, we compared the two following imple-
mentations:
• PN-BDD: each internal BDD node is mapped with
graphene p-n junctions transmission gates, as showed in
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Figure 19: Design flow.
Figure 18-b.
• TG-BDD: each internal BDD node is mapped with MOS-
FET transission gates, as depicted in Figure 18-c.
In both cases we exploit the adiabatic charging principle to
achieve the minimum power consumption. The adopted de-
sign flow is illustrated in Figure 19. Each benchmark is first
processed with the open-source CUDD library [43] in order to
generate the corresponding BDD structure; then, a TCL script
maps each decision node in the corresponding technology, i.e.,
PN-BDD or TG-BDD. Node descriptions are stored in a tech-
nology library which is fed to the TCL mapping script. The
output is a SPICE-compliant netlist.
Table 3 summarizes the results we obtained on a set of open-
source benchmarks. Columns PI and PO show the total number
of primary inputs and outputs of the design and the total number
of nodes in the BDD structure. Columns PN-BDD and TG-
BDD report, for the two implementation styles, the number of
p-n junctions (for the PN-BDD) and transistors (for the TG-
BDD) as well as the resulting area.
For the PN-BDD structure, the equivalent area of a single BDD
node is given by the sum of the two p-n junctions (refer to Fig-
ure 18), which corresponds to 0.382µm2 [11]. The total area
occupation for a given circuit is simply obtained by multiply-
ing this number by the number of BDD nodes. The transmis-
sion gate implementation conversely consists of six MOSFET
transistors, i.e., an PMOS/NMOS for each transmission gate,
and one PMOS/NMOS for the inverter stage. In our case,
we adopted minimum-sized transistors defined in a commer-
cial technology library from STMicroelectronics at 40nm node,
where each PMOS has an equivalent area of 0.205µm2, and
each NMOS has an equivalent area of 0.147µm2. Therefore,
the total area of a single TG-BDD node is equal to 1.056µm2.
It is therefore clear that the first advantage of the PN-BDD
structure is in the number of devices needed to implement a
BDD node. Infact, a TG-BDD node requires an additional in-
verter stage that is not needed in a PN-BDD node. Another
key-point is signal degradation: a stack of MOSFET transmis-
sion gates connected in series shows a higher signal degradation
w.r.t. a series of p-n junctions. For this reason, in our map-
ping script, we added a signal-restoration stage for each stack
of ten MOSFET transmission gates, by employing a minimum-
sized buffer from the same library with an equivalent area of
1.038µm2. Results reported in Table 3 shows that the proposed
PN-BDD mapping strategy requires, on average, almost 70%
less devices w.r.t. the TG-BDD implementation, which trans-
lates to a roughly 39% area saving.
Concerning the efficiency of the PN-BDD over the TG-BDD
strategy, we can refer to Figure 20, where we depict the aver-
aged power consumption of the two techniques in function of
the transition time (Tr) of the input signal. Both structures are
considered in adiabatic configuration. As can be seen from the
plot, in non-adiabatic region, i.e., Tr = 1ps, TG-BDD (circle
mark) is slightly more efficient (about 3.5%), whereas, as Tr in-
creases PN-BDD (square mark) results in less power consump-
tion. The best case is recorded at Tr = 1ns with a difference
of 1.8 orders of magnitude, which is mainly due to the lower
power requirements of an adiabatic p-n junction w.r.t. a MOS-
FET transmission gate.
In Figure 21, we also address the performances of the proposed
mapping solutions by means of the power-delay product (PDP).
As can be seen from the plot, the PN-BDD structure shows
lower PDP w.r.t. the TG-BDD counterpart over the entire Tr
range. The motivation lies in two fundamental differences of
the structures, namely the presence of an inverter stage in each
TG-BDD node, which increases the configuration time, and the
additional signal-restoring stages that increase the total propa-
gation delay.
Table 3: Benchmark characteristics with area occupation for PN-BDD and TG-
BDD mapping techniques.
PI PO Nodes PN-BDD TG-BDDP-N junctions Area [µm2] Transistors Area [µm2]
9sym 9 1 25 50 19.1 150 26.4
5xp1 7 10 42 84 32.08 252 44.35
risc 8 31 79 158 60.35 474 83.42
max1024 10 6 250 500 191 1508 266.11
ex5 8 63 250 500 191 1500 264
apex2 38 3 329 658 251.35 2182 402.33
alu4 14 8 351 702 268.16 2338 431.90
c432 36 7 1166 2332 890.82 7900 1469.95
apex1 45 45 1246 2492 951.94 7804 1402.36
cps 24 109 1693 3386 1293.45 11310 2091.93
xparc 41 73 2268 4536 1732.75 15544 2906.11
c880 60 26 9010 18020 6883.64 61320 11431.2
seq 41 42 9159 18318 6997.47 58250 10542.04
c1908 33 25 9731 19462 7434.48 68698 12998.30
avg. 5085.57 1942.68 17087.85 3168.60
6. Conclusions
This paper explores the potential of graphene p-n junctions for
implementing logic devices that operate according to the prin-
ciple of adiabatic computation.
Results show that these gates can operate with about 2 orders
of magnitude lower power than their CMOS counterpart, over-
coming a limitation of these graphene-based elements observed
in previous works. Moreover, these power benefits do not re-
quire very low frequencies as in typical adiabatic operations,
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Transition time (ps)
Figure 20: Average power comsumption of benchmarks in Table 3.
Transition time (ps)
TG-BDD
PN-BDD
Figure 21: Average Power Delay Product (PDP) of logic functions in Table 3.
and can be achieved with operating frequencies in the order of
the hundred of MHz.
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